PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5: WO 91/19249 (11) International Publication Number: A1 G06F7/52 (43) International Publication Date: 12 December 1991 (12.12.91) (21) International Application Number: PCT/US91/00823

6 February 1991 (06.02.91) (22) International Filing Date:

(30) Priority data: 478,122 2 June 1990 (02.06.90) US

(60) Parent Application or Grant (63) Related by Continuation US

478,122 (CON) 2 June 1990 (02.06.90) Filed on

(71) Applicant (for all designated States except US): MICRON TECHNOLOGY, INC. [US/US]; 2805 East Columbia Road, Boise, ID 83706 (US).


(72) Inventor; and
(75) Inventor/Applicant (for US only): HESSON, James [US/US]; 2627 S. Swallowtail, Boise, ID 83706-6133 (US).

(74) Agent: FOX, Angus, C.; Micron Technology, Inc., 2805 East Columbia Road, Boise, ID 83706 (US).

(81) Designated States: DE, JP, US.

Published With international search report.

(54) Title: UNIVERSAL MULTIPLIER-ACCUMULATOR



A high-speed circuit that performs unsigned mode, two's complement mode, and two types of mixed mode multiplicationaccumulation with equal facility. The circuit is an array (10) constructed from ten different adder elements (FA1S, FA1A, FA2A, FAC, FACA, FACC, FAAC, FAAC3, HAC, and HAC2, which correspond to Figures 13-22, respectively). The array has two multiplier input operands (X and Y) and one accumulator term (Z), the three of which may be expressed as binary power expansions. Final addition of sumout and carryout terms of the array (10) is performed by final adder (11), which may comprise any of several possible adder configurations, including full carry lookahead, carry select, and conditional-sum type adders. Speed is accomplished through the use of high-speed adder elements having few gate delays, and by summing all even array rows together and all odd rows together, then adding the even sum with the odd sum in the final adder (11) using a Wallace tree technique. The circuit incorporates a high degree of regularity and interconnectivity, which facilitates compact circuit layout.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
ĀŪ	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinca	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	ŧΤ	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic	SB	Sweden
CH	Switzerland		of Korea	SN	Senegal
CI	Côte d'Ivoire	KR	Republic of Korea	รบ	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
cs	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE	Germany	LU	Luxembourg	us	United States of America
DY	Dunmark	MC	Monago		

UNIVERSAL MULTIPLIER-ACCUMULATOR

Field of the Invention

5

10

15

20

25

30

This invention generally relates to high-volume highspeed digital parallel processing, in particular a multiplier-accumulator integrated circuit array that will accept input operands in two's complement, unsigned magnitude, and mixed modes.

Background of the Invention

A multiplier-accumulator is a computational device that multiplies two multiplier input terms and sums the product with an accumulator term, providing a final output term. A parallel multiplier has the characteristic of operating on multiple bits within the terms simultaneously, that is, in parallel. High speed parallel multipliers and multiplier-accumulators and their efficient integration into silicon or some other semiconductor substrate have been of interest since the early days of digital computers.

Many arithmetic circuits which are widely used in the digital arts are designed for use with two's complement binary signals. While such signals and the associated circuits are particularly well adapted for performing efficiently under many circumstances, two's complement multiplication often requires the use of specialized circuits for correcting errors or characteristically incomplete results. Attempts have been made to reduce specialized circuitry in two's complement arithmetic circuits. See, for example, US patent number 3,866,030 by inventors Baugh and Wooley for a two's complement parallel array multiplier.

A multiplier-accumulator that can operate equally well acr ss two's complement, unsigned, and mixed modes is

d sirable. A first obj ctive of the present invention is, therefore, to provide a multiplier-accumulator that is universal across all modes.

Although a multiplier-accumulator has speed advantages when compared to equivalent circuits, more speed is always desirable. A second objective of the present invention is, therefore, to provide a multiplier-accumulator that has high operational speed.

It has long been recognized that an arrayed circuit structure comprised of identical or nearly-identical components facilitates circuitry layout (whether the layout is performed by hand or with computer-aided design tools). In addition, an arrayed circuit structure comprised of regular components lends itself local interconnects, which minimizes parasitic capacitance and resistance, thus increasing circuit speed. A third objective of the present invention is, therefore, to provide a universal multiplier-accumulator having an array structure with a high degree of component regularity, in order to facilitate circuit layout and minimize the length of interconnects.

Summary of the Invention

5

10

15

20

25

30

The invention is a circuit that can perform universal multiplication-accumulation. It is universal in the sense that it operates with equal facility on operands of unsigned magnitude, operands in a two's complement mode, and operands of mixed modes.

By deriving special compensation expressions for terms having negative weight for each multiplication mode (i.e., two's complement, unsigned magnitude, and mixed modes), and by grouping these compensations in a particular manner, it is possible to eliminate the need for the generation of

3

Further, by making these negative partial products. expressions conformal across all compensation multiplication modes, specialized circuitry is minimized and circuit regularity is maximized. Similar adder elements are arrayed, with all specialized circuitry being implemented as circuit modifications on some of these elements, thus improving circuit regularity and interconnectivity.

Fast adder elements are included to improve overall speed of the invention. Speed is further increased with the use of multiple-row addition techniques.

Brief Description of the Drawings

5

10

15

20

25

Figures 1a-1c depict multiplier input operands X and Y and accumulator input Z in binary form (e.g., in Figure 1a, m=8 for an 8-bit word, and each a is a bit in that word);

Figures 2a-2c depict expressions that yield magnitudes of two's complement terms X_{tc} , Y_{tc} , and Z_{tc} ;

Figures 2d-2f depict expressions that yield magnitudes of unsigned magnitude terms X_{uns} , Y_{uns} , and Z_{uns} ;

Figures 3a-3d depict expressions for the products $P_{tc}=X_{tc}\ Y_{tc'}$ $P_{uns}=X_{uns}\ Y_{uns'}$ $P_A=X_{tc}\ Y_{uns'}$ and $P_B=X_{uns}\ Y_{tc'}$ respectively;

Figures 4a-4e, 5a-5f, 6a-6f, and 7a-7e depict two-row compensation derivations for L, N, O, and Z, respectively;

Figures 8-11 depict multiplication-accumulation in unsigned mode, two's complement mode, and mixed modes A and B ("A" figures show a standard representation, "B" figures

show the representation condensed and slightly rearranged, and "C" figures show an array configuration that will perform the multiplication-accumulation);

Figure 12a is block diagram of the preferred multiplier-accumulator;

Figure 12b is a schematic of the array portion of the preferred multiplier-accumulator;

Figures 13-22 detail preferred adder elements and their operation ("A" figures are schematics of the elements, while "B" figures are logical symbols, which are used in Figure 12, for example);

Figure 23 depicts a logic diagram for a preferred Exclusive-OR (XOR) gate; and

Figure 24 depicts the logic circuitry which generates control signals TCA, TCB, TCC, and MXM.

Preferred Embodiment of the Invention

The preferred embodiment of the universal multiplier-accumulator makes use of certain algorithms, the understanding of which is essential to an understanding of the multiplier-accumulator. Therefore, a derivation of these algorithms follows.

1. Derivations

5

10

15

20

25

The universal multiplier-accumulator has two multiplier input operands X and Y (also called product terms) and one accumulator term Z, expressed in Figures 1a1c as binary power expansions. The two possible accumulator input modes are two's complement and unsigned

5

10

15

20

25

30

In this disclosure, subscript "tc" indicates magnitude. two's complement mode, and subscript "uns" indicates unsigned magnitude mode. For example, X_{tc} indicates Xinterpreted as a two's complement number. Further, in this disclosure, a term may be represented as a vector. example, X (shown as a binary power expansion in Figure 1) may also be represented as the vector $(\mathbf{a}_{n-1}, \mathbf{a}_{n-2}, \dots, \mathbf{a}_0)$, Y as $(b_{n-1}, b_{n-2}, \ldots, b_0)$, and Z as $(c_{m+n-1}, c_{m+n-2}, \ldots, c_0)$. Multiplication is indicated by the symbol " " and addition is indicated by the symbol "+". Logic operations are indicated in capitals, such as in the expression "a AND b", for example.

Figure 2a is a two's complement expression of X: when X is to be interpreted as X_{tc} , the expression in Figure 2a will yield the magnitude of X_{tc} . Figures 2b-2c show corresponding expressions for Y_{tc} and Z_{tc} . Figures 2d-2f show similar expressions for X_{urs} , Y_{urs} , and Z_{urs} .

Since each of the input operands X and Y can be in two's complement mode or unsigned magnitude mode, there are four possible multiplication modes for the operation P=X Y. These are two's complement mode ($P_{tc}=X_{tc}$ Y_{tc}), unsigned magnitude mode ($P_{unc}=X_{unc}$ Y_{unc}), mixed mode A ($P_A=X_{tc}$ Y_{unc}), and mixed mode B ($P_B=X_{unc}$ Y_{tc}). Figures 3a-3d, respectively, show expressions for each of these multiplication modes, based on Figures 2a-2f.

Note in Figures 3a-3d that each product includes different sign combinations of expressions L, M, N, and O. That is, P_{tc} =+L+M-N-O, P_{urc} =+L+M+N+O, P_A =-L+M+N-O, and P_B =-L+M-N+O. This is a significant observation and has bearing on the design of the preferred embodiment.

It is well known that binary addition of a two's complement form of a word is equivalent to its unsigned binary subtraction. Addition is more straightforward and

5

10

15

20

25

30

readily implemented than subtraction. To obtain a two's complement form, a word is inverted and a 1 is added to it. In the above-listed multiplication modes, terms L, N, and O are subtracted. In the preferred embodiment, "two-row compensations" are derived to aid in these subtractions. The two-row compensation L_{2RC}, for example, is a pair of rows of bits that when summed with an operand, gives a final accumulation that is as if L was subtracted. The two-row compensation contains two's complement arithmetic in a form that allows efficient design of the subject multiplier-accumulator.

Figure 4a shows the expression for term L, written the same as in Figure 3a, for example. L may also be expressed as a summation of the two rows in Figure 4b. Figure 4c shows L inverted and a 1 added to obtain a two's complement inversion, rewritten in Figure 4d. Figure 4e shows L in a two's complement binary matrix form. Figure 4e is the two-row compensation L_{2cc} .

Two-row compensation N_{2RC} is generated as shown in Figures 5a-5f. Figure 5a expresses term N, the same as in Figure 3b, for example. N may also be expressed as shown in Figure 5b. Note that b_{n-1} is a binary constant, a 1 or 0. If $b_{n-1}=1$, then N reduces to Figure 5c. If $b_{n-1}=0$, then N and its two's complement are both zero. For $b_{n-1}=1$, the two's complement of N is shown in Figure 5c. Using this information, a generalized expression for the two's complement of N can be created, shown in Figure 5c. The expression of Figure 5c is then converted to N_{2RC} , shown in Figure 5c.

Term O (Figure GA) is similar to N. The derivation of O_{2RC} , shown in Figure GA, is therefore derived using a similar technique.

5

10

15

20

25

30

Since the invention accumulates as well as multiplies, two-row compensation \mathbf{Z}_{2RC} for accumulator term \mathbf{Z} must also be derived, since \mathbf{Z} may be positive or negative in any multiplication-accumulation mode involving two's complement. This is shown in Figures 7a-7e. Note that when $\mathbf{c}_{max}=1$, $\mathbf{Z}<0$, and when $\mathbf{c}_{max}=0$, $\mathbf{Z}>0$.

With reference to Figures 8-11, the four multiply-accumulate modes are now detailed for 8-bit % and % terms (m=8, n=8). In each figure, a somewhat standard representation of the operation is shown, and then an equivalent, preferred arrangement. The preferred arrangements are readily adaptable to embodiment in a single circuit. M remains the same across all cases.

Figure 8a illustrates an unsigned mode multiplication-accumulation, that is, X_{uns} Y_{uns}+Z_{uns}. Elements of L, M, N and O are shown in their proper columns for addition. Figure 8b shows the same algorithm, but with O moved over the upper left edge of M. Figure 8c shows this operation in an array configuration. The correct result is obtained if addition is diagonally performed.

illustrates a two's complement mode 9a multiplication-accumulation, that is, X_{tc} $Y_{tc}+Z_{tc}$. from Figure 3a that N and O are subtracted in this mode. Instead of subtracting N and O in the preferred embodiment, two-row compensations N_{200} and O_{200} are summed. Because Z may be positive or negative in this mode, Z_{rec} is also summed. Figure 9b shows the same derivation, but with all ones in the two-row compensations pre-summed and all but two elements of Ozec moved over the upper left edge of M. For the case multiply-only algorithm of а accumulation), the inventive method reduces to the familiar Baugh-Wooley two's complement multiplier method. Figure 9c shows the operation in an array configuration. The correct result is obtained if addition is performed diagonally.

Mixed mode A (X_{tc} $Y_{uns}+Z_{tc}$) is illustrated in Figure 10a. As shown in Figure 3c, L and O are subtracted in this mode. Ther fore L_{ZC} and O_{ZC} are added. Z_{ZC} is also added because 2 may be positive or negative in this mode. Figure 10b shows the corresponding preferred arrangement. As in two's complement mode in Figure 9b, all ones in the two-row compensations are pre-summed. As above, Figure 10c shows an array configuration.

Finally, Figure 11a illustrates mixed mode B

(X_{um} Y_{tc}+Z_{tc}). As shown in Figure 3d, L and N are subtracted in this mode. Therefore L_{2RC} and N_{2RC} are added. Z_{2RC} is also added because 2 may be positive or negative in this mode. Figure 11c shows a corresponding array configuration.

2. Embodiment

5

15 The preferred embodiment of the invention includes an n by m multiplier array having multiple-function adder elements to perform the above-derived algorithms as represented in the array configurations of Figures 8c, 9c, 10c, and 11c. For the sake of illustration, an 8 by 8 20 multiplier-accumulator according to the invention is shown in Figures 12a and 12b. The preferred embodiment merges the four multiplication-accumulation modes into a single arrayed set 10 of adder elements 100-107, 110-117, 120-127, 130-137, 140-147, 150-157, 160-169, 170-179, and 180-25 188, detailed in Figures 13 through 23, of which the "A" figures show a schematic, and the "B" figures show a corresponding logical symbol used in Figure 12b. It is noted that some of the signals shown in the logical symbols are interpreted differentially, 30 nondifferentially. For example, SIN in Figure 14b is differential (representing true SIN and complement SIN*, shown in Figure 14a), while input a; is not.

20

The elements will now b described. The following chart is provided for cross-reference:

5	Adder Type	Figure	Elements		
5	PA18	13	110, 120, 130, 140, 150, 160, 170,		
		•	172-177, 180-187		
	FA1A	14	111-116, 121-126, 131-136,		
			141-146, 151-156, 178		
10	FA2A	15	100-106, 171		
	FAC	16	161-166		
	FACA	17	107, 117, 127, 137, 147, 157		
	FACC	18	167		
	FAAC	19	168		
15	FAAC3	20	169		
	HAC	21	179		
	HAC2	22	188		

FA18 (Figure 13) is a 3-bit fully differential full-adder cell, with propagation times of 2 gate delays from sum-in to sum-out and 1 gate delay from carry-in to carry-out, when the preferred EXOR circuit of Figure 23 is used.

FA1A (Figure 14) performs: (a; b;) + SIN + CIN.

FA2A (Figure 15) performs: $(a_{j+1} b_0) + (a_j b_1) + CIN.$

FAC (Figure 16) performs: $((A_{m-j} \ b_{n-1} \ AND \ TCB) \ OR \ (a_{m-j} \ b_{n-1} \ AND \ TCB*)) + \\ SIN + CIN, where TCB* is the inverse of TCB.$

FACA (Figure 17) performs: 30 ((a_{n-1} B_{n-j} AND TCA) OR (a_{n-1} b_{n-j} AND TCA*)) + a_{n-2} b_{n-j+1} + CIN. 15

25

FACC (Figure 18) performs: $((a_{n-1} B_{n-2} AND TCA) OR (a_{n-1} b_{n-2} AND TCA*)) + ((A_{n-2} b_{n-1} AND TCB) OR (a_{n-2} b_{n-1} AND TCB*)) + CIN.$

FAAC (Figure 19) performs:

 $((a_{n-1} b_{n-1} AND MXM) OR (NOT(a_{n-1} b_{n-1}) AND MXM*)) + a_{n-1} TCA + b_{n-1} TCB. Note here that A B+1 is logically equivalent to NOT(A B).$

FAAC3 (Figure 20) performs: $((c_{m+n-1} \text{ AND TCC}) \text{ OR } (C_{m+n-1} \text{ AND TCC*}) + \lambda_{m-1} \text{ TCA} + B_{n-1} \text{ TCB}.$

10 HAC (Figure 21) performs: TCC + SIN.

HAC2 (Figure 22) performs: A + B.

FAC, FACA, FACC, FAAC, FAAC3 are all adder elements that perform more than one type of addition, and are controlled by signals TCA, TCB, TCC, and MXM. The generation of TCA, TCB, TCC, and MXM is detailed in Figure 24 and in the chart below.

	Mode	TCA	TCB	TCC	MXM
	~				
	Unsigned	0	0	0	0
20	Mixed Mode B	0	1	0	1
	Mixed Mode A	1	0	0	1
	Two's Complement	1	1	1	0

The above elements when connected as shown in Figure 12 perform together as a universal multiplier-accumulator, capable of multiplying in unsigned mode, two's complement mode, and mixed modes A and B.

Figure 12b further shows the preferred embodiment having multiple data input bits V_{SS} (logical 0), V_{DD} (logical 1), a_0-a7 , b_0-b_7 , and carry in bits c_0-c_{15} . Output bits

WO 91/19249 PCT/US91/00823 -

include carry-out bits $c_{0}^{-1}c_{15}$ and sum bits $s_{0}-s_{16}$. MXM, TCA, TCB, and TCC are control inputs, and NC denotes a noconnect. Sum-out and carry-out bits $s_{0}-s_{16}$ and $co_{0}-co_{15}$ are summed in final adder 11 of Figure 12a.

Simplicity and interconnectivity are improved by designing similarity across all elements. For example, each full-adder shares the same basic primitive cell (FA18) with compensation logic included as required. Some adder elements must be able to perform more than one function. It is primarily for this reason that several adder types are used in the preferred embodiment.

5

10

15

20

25

30

For example, element 168 of Figure 12b multiply-accumulates \mathbf{a}_7 \mathbf{b}_7 in unsigned mode, \mathbf{a}_7 \mathbf{b}_7 + \mathbf{a}_7 + \mathbf{b}_7 in two's complement mode, \mathbf{a}_7 \mathbf{b}_7 + \mathbf{a}_7 in mixed mode A, and \mathbf{a}_7 \mathbf{b}_7 + \mathbf{b}_7 in mixed mode B (compare Figures 8c, 9c, 10c, and 11c, respectively).

The partial products within term M for all multiplication modes are performed within elements 100-106, 200-206, 300-306, 400-406, 500-506, 600-606, and 700-706. For example, the partial product \mathbf{a}_0 \mathbf{b}_0 is implemented by FA2A element 100 when connected as shown in Figure 12b.

Term O of Figure 8a is shown in Figure 8b at the upper left side of M. These terms are implemented by elements 107, 117, 127, 137, 147, 157, and 167. For example, term a_7 b_0 in Figure 8b is implemented by element 107 when connected as shown.

Term N of Figures 8a and 8b is implemented by elements 160-166. For example, term a_0 b_7 is implemented by element 160 when connected as shown.

These terms in other modes are similarly accomplished by the preferred embodiment.

5

10

15

20

25

Elements 108 and 171 are now further elucidated. Term $\mathbf{a_{s-1}}$ is added in the column of $\mathbf{c_{s-1}}$ in two's complement mode and mixed mode A. Term $\mathbf{b_{n-1}}$ is added in the column of $\mathbf{c_{n-1}}$ in two's complement mode and mixed mode B. In the preferred embodiment, $\mathbf{m}=\mathbf{n}=8$, so a7 and/or b7 are added in the column of c7 in all but unsigned mode. The addition of term $\mathbf{a_7}$ is accomplished by element 108. Note that 108 outputs a differential signal. The addition of term $\mathbf{b_7}$ is accomplished by element 171. This arrangement allows proper addition of $\mathbf{a_{n-1}}$ and $\mathbf{b_{n-1}}$ even if $\mathbf{m}=/\mathbf{n}$.

Final addition of the sumout and carryout terms of the preferred array 10 is performed by final adder 11, shown in Figure 12a, which comprises any of several possible adder configurations, including, for example, full carry look ahead, carry select, and conditional-sum type adders.

The preferred embodiment is fast when fast adders (such as the preferred) are used. Speed is further improved in the preferred embodiment in Figure 12 by summing all even rows together, summing all odd rows together, and adding the even sum with the odd sum in final adder 11 (a Wallace tree technique). It is noted that three or more groups of rows can similarly be summed, but the apparent speed improvement thus gained is lost due to capacitances in the parasitic increased A path limit of 22 mils or less is interconnections. deemed desirable to limit parasitics and optimize speed. interconnections therefore makes Wallace tree summation of two groups of rows preferable.

Many variations may be made t the embodiment without making it a different invention. Different adder element designs may be used, as well as alternate EXOR designs. Although the preferred embodiment is integrated into a semiconductor substrate using CMOS techniques, other fabrication technologies might be used. The circuit may be constructed discretely and still embody the same invention.

5

5

15

20

Claims:

1. Apparatus to obtain a product P from terms X and Y and accumulate it with a term Z, the result for use in a digital processing system, wherein P is one of the group $P_{tc}=X_{tc}$ Y_{tc} , $P_{uns}=X_{uns}$ Y_{uns} , $P_A=X_{tc}$ Y_{uns} , and $P_B=X_{uns}$ Y_{tc} , wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising:

L means, to form $L = a_{m-1} b_{n-1} 2^{m+n-2}$;

M means, to form $M = \Sigma \Sigma \ a_i \ b_j \ 2_{i+j}$ for i from 0 to m-2 and j from 0 to n-2;

N means, to form $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2;

O means, to form $O = \sum a_{m-1} b_j 2^{m-1+j}$ for j from 0 to n-2;

compensation means, to form one or more compensations L_{2RC} , N_{2RC} , and O_{2RC} , in the event that one or more of L, N, and O, respectively, are negative;

P means, to form P of one of the group P_{uns} , P_{tc} , P_A , and P_B , wherein P_{uns} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{2RC} , and O_{2RC} , P_A is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_B is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_B is formed by summing L_{2RC} , M, N, and O; and

accumulation means, to accumulate P with Z;

wherein all summations are done in an interconnected array of substantially identical 3-bit adders arranged in a Wallace tree.

- 2. Apparatus to form a product P of X=(a_{m-1}, a_{m-2},...,a₀) and Y=(b_{n-1}, b_{n-2},...,b₀), and accumulate P with a term Z, wherein the result is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising:
- first means, to form terms a, b, for all i and j yielding positive values;

second means, to form a combination of positive terms equivalent to any combination of terms $\mathbf{a_i}$ $\mathbf{b_j}$ which is negative;

third means, to selectively combine said terms formed by said first means and said combination of positive terms formed by said second means, to form P; and

accumulation means, to accumulate P with Z;

16

wherein all summations are done in an interconnected array of substantially identical 3-bit adders arranged in a Wallace tree.

- 3. Apparatus to form a product P=(P_{m+n-1}, P_{m+n-2}, ..., P₀) of X=(a_{m-1}, a_{m-2},..., a₀) and Y=(b_{n-1}, b_{n-2},..., b₀), and accumulate P with a term Z, wherein the result is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising:
- means to complement terms a_i and b_j to obtain terms A_i and B_j , respectively, for $0 \le i \le m-1$ and $0 \le j \le m-1$;

means to form terms a_{m-1} b_{n-1} , a_i b_j , a_i b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and a_{m-1} B_j , for $0 \le i \le m-2$ and $0 \le j \le n-2$;

means to form a term which is the complement of said term $a_{m-1}\ b_{m-1};$

means to form at least one term having the constant value
1; and

means to selectively combine said terms so formed, including:

5

10

15

20

means to form p_k for $0 \le k \le m+n-2$, to form P for X and Y both in unsigned mode, by summing said terms a_i b_j where i+j=k, and carries from the sum for k-1;

means to form p_k for $0 \le k \le m+n-1$, to form P for X and Y both in two's complement mode,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , a_{m-1} , b_{n-1} , A_i b_{n-1} , a_{m-1} B_j , and a_{m-1} b_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms a_{m-1} and b_{n-1} to the sum for k=m+n-2,

by adding said terms A_{m-1} , B_{n-1} , and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k;

means to form p_k for $0 \le k \le m+n-1$, to form P for X in two's complement mode and Y in unsigned mode,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , a_{m-1} , a_i b_{n-1} , a_{m-1} B_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

WO 91/19249

10

15

by adding said terms a_{m-1} and 1 to the sum for k=m+n-2,

by adding said terms \mathbf{A}_{m-1} and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k;

means to form p_k for $0 \le k \le m+n-1$, to form P for X in unsigned mode and Y in two's complement mode,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms b_{n-1} and 1 to the sum for k=m+n-2,

by adding said terms B_{n-1} and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k; and

accumulation means, to accumulate P with Z;

wherein all summations are done in an interconnected array of substantially identical 3-bit adders arrang d in a Wallace tree.

- 4. Apparatus to obtain a product P and accumulate it with a term Z, the result for use in a digital processing system, wherein P is one of the group $P_{tc}=X_{tc} Y_{tc}$, $P_{uns}=X_{uns} Y_{uns}$, $P_A=X_{tc} Y_{uns}$, and $P_B=X_{uns} Y_{tc}$, wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising:
- 10 first means, to form

15

 $L = a_{m-1} b_{n-1} 2^{m+n-2}$

 $\mathbf{M} = \Sigma \Sigma \ \mathbf{a_i} \ \mathbf{b_j} \ \mathbf{2_{i+j}} \ \text{for i from 0 to m-2 and j from 0 to}$ $\mathbf{n-2}$,

 $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2, and

 $0 = \sum a_{m-1} b_i 2^{m-1+j}$ for j from 0 to n-2;

compensation means, to form one or more compensations L_{ZRC} , N_{ZRC} , and O_{ZRC} , in the event that one or more of L, N, and O, respectively, are negative; and

second means, to form P of one of the group P_{urs} , P_{tc} , P_A , and P_B, wherein P_{urs} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{2RC} , and O_{2RC} , P_A is formed by

summing L_{2RC} , M, N, and O_{2RC} , and P_B is formed by summing L_{2RC} , M, N_{2RC} , and ;

third means to select one of the group P_{urs} , P_{tc} , P_A , and P_B , to provide as P; and

5 accumulation means, to accumulate P with Z;

wherein all summations are done in an interconnected array of substantially identical 3-bit adders arranged in a Wallace tree.

5. Apparatus to obtain a product P for use in a digital processing system, wherein P is one of the group $P_{tc} = X_{tc} Y_{tc}$, $P_{unc} = X_{unc} Y_{unc}$, $P_A = X_{tc} Y_{unc}$, and $P_B = X_{unc} Y_{tc}$, wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising:

L means, to form $L = a_{m-1} b_{n-1} 2^{m+n-2}$;

M means, to form $M = \sum \sum a_i b_j 2_{i+j}$ for i from 0 to m-2 and j from 0 to n-2;

N means, to form $N = \sum a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2;

O means, to form $O = \sum a_{m-1} b_j 2^{m-1+j}$ for j from 0 to n-2; and

P means, to form P of one of the group P_{urs} , P_{tc} , P_A , and P_B , wherein P_{urs} is f rmed by summing L, M, N, and O, P_{tc} is formed by summing L and M and subtracting N and O, P_A is formed by summing M and N and subtracting L and O, and P_B is formed by summing M and O and subtracting L and N.

- 6. The apparatus of Claim 5, further comprising means within each of said L, N, and O means, to form compensations L_{2RC} , N_{2RC} , and O_{2RC} , respectively, so that any subtraction of L, N, or O within said P means is obtained by a summation of L_{2RC} , N_{2RC} , or O_{2RC} , respectively.
- 7. Apparatus to obtain a product P for use in a digital processing system, wherein P is one of the group $P_{tc}=X_{tc}$ Y_{tc} , $P_{urs}=X_{urs}$, Y_{urs} , $P_{A}=X_{tc}$, Y_{urs} , and $P_{B}=X_{urs}$, Y_{tc} , wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_{0})$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_{0})$, comprising:

L means, to form $L = a_{m-1} b_{n-1} 2^{m+n-2}$;

5

10

15

M means, to form $M = \sum a_i b_j 2_{i+j}$ for i from 0 to m-2 and j from 0 to n-2;

N means, to form $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2; 0 means, to form $O = \Sigma a_{m-1} b_i 2^{m-1+j}$ for j from 0 to n-2;

compensation means, to form one or more compensations L_{2RC} , N_{2RC} , and O_{2RC} , in the event that one or more of L, N, and O, respectively, are negative; and

P means, to form P of one of the group P_{urs} , P_{tc} , P_A , and P_B ,

wherein P_{urs} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{ZRC} , and O_{ZRC} , P_A is formed by summing L_{ZRC} , M, N, and O_{ZRC} , and P_B is formed by summing L_{ZRC} , M, N, and O_{ZRC} , and P_B is formed by summing L_{ZRC} , M, N_{ZRC} , and O.

8. Apparatus to form a product P of X=(a_{m-1},a_{m-2},...,a₀) and
Y=(b_{n-1},b_{n-2},...,b₀), wherein P is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising:

first means, to form terms $a_i b_j$ for all i and j yielding positive values;

15 second means, to form a combination of positive terms equivalent to any combination of terms a_i b_j which is negative; and

20

third means, to selectively combine said terms formed by said first means and said combination of positive terms formed by said second means, to form P.

PCT/US91/00823 WO 91/19249

5

9. Apparatus to form a product $P=(p_{m+n-1}, p_{m+n-2}, \ldots, p_0)$ of $X=(a_{m-1}, a_{m-2}, \ldots, a_0)$ and $Y=(b_{n-1}, b_{n-2}, \ldots, b_0)$, wherein P is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising:

means to complement terms a_i and b_j to obtain terms A_i and B_j , respectively, for $0 \le i \le m-1$ and $0 \le j \le n-1$;

means to form terms a_{m-1} b_{n-1} , a_i b_j , a_i b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and a_{m-1} B_j , for $0 \le i \le m-2$ and $0 \le j \le n-2$;

means to form a term which is the complement of said term a_{m-1} b_{n-1} ;

means to form at least one term having the constant value 1; and

means to selectively combine said terms so formed.

10. The apparatus of Claim 9, wherein, for % and Y both in unsigned mode, said means for selectively combining includes:

means to form p_k for $0 \le k \le m+n-2$, by summing said terms a_i b_j where i+j=k, and carries from the sum for k-1.

11. The apparatus of Claim 9, wherein, for X and Y both in two's complement mode, said means for selectively combining includes:

means to form p_k for $0 \le k \le m+n-1$,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , a_{m-1} , b_{n-1} , a_i b_{n-1} , a_{m-1} $a_{$

by adding said terms a_{m-1} and b_{n-1} to the sum for 10 k=m+n-2,

by adding said terms A_{m-1} , B_{n-1} , and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k.

12. The apparatus of Claim 9, wherein, for X in two's complement mode and Y in unsigned mode, said means for selectively combining includes:

means to form p_k for $0 \le k \le m+n-1$,

by adding to the sum f r ach k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms $a_i b_j$, a_{m-1} , $a_i b_{n-1}$, $a_{m-1} B_j$, and $A_{m-1} B_{n-1}$, wherein the sum of the subscripts within each term is equal to k,

by adding said terms a_{m-1} and 1 to the sum for k=m+n-2,

by adding said terms A_{m-1} and 1 to the sum for k=m+n-1; and

by adding carries from the sum for each k-1 to the sum for each k.

13. The apparatus of Claim 9, wherein, for X in unsigned mode and Y in two's complement mode, said means for selectively combining includes:

means to form p_k for $0 \le k \le m+n-1$,

15

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ 2 said terms a_i b_j , b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms b_{n-1} and 1 to the sum for k=m+n-2,

by adding said terms B_{n-1} and 1 to the sum for k=m+n-1; and

by adding carries from the sum for each k-1 to the sum for each k.

5 14. The apparatus of Claim 9, wherein said means for selectively combining includes:

means to form p_k for $0 \le k \le m+n-2$, to form P for X and Y both in unsigned mode, by summing said terms a_i b_j where i+j=k, and carries from the sum for k-1;

means to form p_k for $0 \le k \le m+n-1$, to form P for X and Y both in two's complement mode,

15

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , a_{m-1} , b_{n-1} , a_i b_{n-1} , a_{m-1} $a_{$

by adding said terms a_{m-1} and b_{n-1} to the sum for k=m+n-2,

by adding said terms \mathbf{A}_{m-1} , \mathbf{B}_{n-1} , and 1 to the sum for $\mathbf{k} = \mathbf{m} + \mathbf{n} - 1$, and

by adding carries from the sum for each k-1 to the sum for each k;

means to form p_k for $0 \le k \le m+n-1$, to form P for X in two's complement mode and Y in unsigned mode,

by adding to the sum for each k for $0\le i\le m-2$ and $0\le j\le n-2$ said terms a_i b_j , a_{m-1} , a_i b_{n-1} , a_{m-1} B_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms a_{m-1} and 1 to the sum for k=m+n-2,

by adding said terms A_{m-1} and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k;

means to form p_k for $0 \le k \le m+n-1$, to form P for X in unsigned mode and Y in two's complement mode,

by adding to the sum for each k for $0\le i\le m-2$ and $0\le j\le n-2$ said terms a_i b_j , b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms b_{n-1} and 1 to the sum for k=m+n-2,

28

by adding said terms B_{n-1} and 1 to the sum for k=m+n-1; and

by adding carries from the sum for each k-1 to the sum for each k.

- 15. Apparatus to obtain a product P for use in a digital processing system, wherein P is one of the group $P_{tc}=X_{tc}$ Y_{tc} , $P_{unc}=X_{unc}$, $P_{a}=X_{tc}$ Y_{unc} , and $P_{b}=X_{unc}$ Y_{tc} , wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising:
- 10 first means, to form

15

20

 $L = a_{n-1} b_{n-1} 2^{m+n-2}$

 $\mathbf{M} = \Sigma \Sigma \mathbf{a}_i \mathbf{b}_j \mathbf{2}_{i+j}$ for i from 0 to m-2 and j from 0 to n-2,

 $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2, and

 $0 = \sum a_{m-1} b_i 2^{m-1+j}$ for j from 0 to n-2;

second means, to form P_{uns} , P_{tc} , P_A , and P_B , wherein P_{uns} is formed by summing L, M, N, and O, P_{tc} is formed by summing L and M and subtracting N and O, P_A is formed by summing M and N and subtracting L and O, and P_B is formed by summing M and O and subtracting L and N; and

third means, to select one of the group P_{uns} , P_{tc} , P_A , and P_B , to provide as P.

- 16. The apparatus of Claim 15, which further comprises means within each of said L, N, and O means, to form compensations \mathbf{L}_{2RC} , \mathbf{N}_{2RC} , and \mathbf{O}_{2RC} , respectively, so that any subtraction of L, N, or O within said second means is obtained by a summation of \mathbf{L}_{2RC} , \mathbf{N}_{2RC} , or \mathbf{O}_{2RC} , respectively.
- 17. Apparatus to obtain a product P for use in a digital processing system, wherein P is one of the group $P_{tc} = X_{tc} Y_{tc}$, 10 $P_{urs} = X_{urs} Y_{urs}$, $P_A = X_{tc} Y_{urs}$, and $P_B = X_{urs} Y_{tc}$, wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising:

first means, to form

5

$$L = a_{m-1} b_{n-1} 2^{m+n-2}$$

15 $\mathbf{M} = \sum \mathbf{a}_i \mathbf{b}_j \mathbf{2}_{i+j} \text{ for i from 0 to m-2 and j from 0 to}$ $\mathbf{n-2},$

 $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2, and

 $0 = \sum a_{m-1} b_j 2^{m-1+j}$ for j from 0 to n-2;

compensation means, to form one or more compensations L_{ZRC},

N_{ZRC}, and O_{ZRC}, in the event that one or more of L, N, and O, respectively, are negative; and

30

second means, to form P of one of the group P_{uns} , P_{tc} , $P_{A'}$ and P_{B} , wherein P_{uns} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{2RC} , and O_{2RC} , P_{A} is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_{B} is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_{B} is formed by summing L_{2RC} , M, N_{2RC} , and O_{2RC} , and

third means to select one of the group $P_{uns},\ P_{tc},\ P_A,\ {\rm and}\ P_B,$ to provide as P.

- 18. The apparatus of Claim 17, which further comprises accumulation means, to accumulate P with an accumulation term Z.
 - 19. The apparatus of Claims 1, 2, 3, 4, 5, 7, 8, 14, 15 or 17, wherein at least one of said substantially identical 3-bit adders includes:
 - a sum generator, comprising:
- 15 first and second XOR means;

5

first and second inputs of said first XOR means being differentially responsive to first and second bits, respectively, and first and second inputs of said second XOR means being differentially responsive to an

5

10

15

20

output of said first XOR m ans, and a third bit, respectively;

wherein an output of said second XOR means is able to provide a differential output for the sum generator, having a first state when an odd subset of said first, second, and third bits are true, and having a second state when an even subset of said first, second, and third bits are true;

wherein at least one of said first and second XOR means comprises:

first, second, third, and fourth tristate means;

an input of each of said tristate means being inputs W, X, Y, and Z, respectively, of the XOR means;

an output of each of said first and second tristate means being connected together to form a first XOR means output;

an output of each of said third and fourth tristate means being connected together to form a second XOR means output; and

32

said first and third tristate means being tristated when an enable input is in a first state, and said second and fourth tristate means being tristated when said enable input is in a

5 second state;

10

20

wherein said inputs W and Z are responsive together and said inputs X and Y are responsive together, said inputs W and X are differentially responsive to a bit A, said enable input is differentially responsive to a bit B, and said first and second logic circuit outputs are able to differentially provide an XOR function of said bits A and B;

a carry-out generator, comprising:

a first input, responsive to said output of said first XOR means;

a second input, differentially responsive to one of said first and second bits;

a third input, differentially responsive to said third bit; and

logic means, able to provide a first differential state when at least two of said first, second, and

third bits are true, and otherwise able to provide a second state;

wherein said sum generator and said carry-out generator are able to provide a sum bit and a carry-out bit, respectively, on said first, second, and third bits;

wherein said logic means comprises:

5

10

15

20

first, second, third, and fourth tristate means;

an input of each of said tristate means being inputs W, X, Y, and Z, respectively, of the logic means;

an output of each of said first and second tristate means being connected together to form a first logic means output;

an output of each of said third and fourth tristate means being connected together to form a second logic means output; and

said first and third tristate means being tristated when an enable input is in a first state, and said second and fourth tristate means

PCT/US91/00823 WO 91/19249

5

being tristated when said enable input is in a second state;

wherein said enable input is said first input, said inputs X and Z form said second input, and said inputs W and Y form said third input;

wherein said sum generator and said carry-out generator are able to provide a sum bit and a carry-out bit, respectively, on said first, second, and third bits.

- The apparatus of Claims 5, 7, 8, 9, or 15, which 10 further comprises accumulation means, to accumulate P with an accumulation term Z.
 - The apparatus of Claims 5, 7, 8, 9, 15, or 17, wherein 21. all summations are done in an interconnected array of substantially identical adders.
- 15 22. The apparatus of Claims 5, 7, 8, 9, 15, or 17, wherein said substantially identical adders comprise 3-bit adders.
 - The apparatus of Claims 5, 7, 8, 9, 15 or 17, wherein 23. all summations are done using a Wallace tree technique.

24. A multiplier-accumulator array, having adders comprising:

a sum generator, comprising:

15

first and second XOR means;

first and second inputs of said first XOR means being differentially responsive to first and second bits, respectively, and first and second inputs of said second XOR means being differentially responsive to an output of said first XOR means, and a third bit, respectively;

wherein an output of said second XOR means is able to provide a differential output for the sum generator, having a first state when an odd subset of said first, second, and third bits are true, and having a second state when an even subset of said first, second, and third bits are true;

wherein at least one of said first and second XOR means comprises:

first, second, third, and fourth tristate means;

5

10

15

20

an input of each of said tristate means being inputs W, X, Y, and Z, respectively, of the XOR means;

an output of each of said first and second tristate means being connected together to form a first XOR means output;

an output of each of said third and fourth tristate means being connected together to form a second XOR means output; and

said first and third tristate means being tristated when an enable input is in a first state, and said second and fourth tristate means being tristated when said enable input is in a second state;

wherein said inputs W and Z are responsive together and said inputs X and Y are responsive together, said inputs W and X are differentially responsive to a bit A, said enable input is differentially responsive to a bit B, and said first and second logic circuit outputs are able to differentially provide an XOR function of said bits A and B;

a carry-out generator, comprising:

a first input, resp nsive to said output of said first XOR means;

a second input, differentially responsive to one of said first and second bits;

a third input, differentially responsive to said third bit; and

logic means, able to provide a first differential state when at least two of said first, second, and third bits are true, and otherwise able to provide a second state;

wherein said sum generator and said carry-out generator are able to provide a sum bit and a carry-out bit, respectively, on said first, second, and third bits;

wherein said logic means comprises:

10

first, second, third, and fourth tristate means;

an input of each of said tristate means being inputs W, X, Y, and Z, respectively, of the logic means;

WO 91/19249

5

10

PCT/US91/00823

an output of each of said first and second tristate means being connected together to form a first logic means output;

an output of each of said third and fourth tristate means being connected together to form a second logic means output; and said first and third tristate means being tristated when an enable input is in a first state, and said second and fourth tristate means being tristated when said enable input is in a second state;

wherein said enable input is said first input, said inputs X and Z form said second input, and said inputs W and Y form said third input;

- wherein said sum generator and said carry-out generator are able to provide a sum bit and a carry-out bit, respectively, on said first, second, and third bits.
 - 25. The apparatus of Claims 5, 7, 8, 9, 15, 17, or 24, wherein said adders are arranged in a Wallace tree.
- 20 26. A machine method to obtain a product P from terms X and Y and accumulate it with a term Z, the result for use

PCT/US91/00823.

15

in a digital processing system, wherein P is on of the group $P_{tc}=X_{tc}$ Y_{tc} , $P_{urs}=X_{urs}$ Y_{urs} , $P_A=X_{tc}$ Y_{urs} , and $P_B=X_{urs}$ Y_{tc} , wherein X is representable as vector $(a_{m-1},a_{m-2},\ldots,a_0)$ and Y as vector $(b_{n-1},b_{n-2},\ldots,b_0)$, comprising the steps of:

5 forming $L = a_{m-1} b_{n-1} 2^{m+n-2}$;

forming $\mathbf{M} = \Sigma \Sigma \mathbf{a}_i \mathbf{b}_j \mathbf{2}_{i+j}$ for i from 0 to m-2 and j from 0 to n-2;

forming $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2;

forming $0 = \sum a_{m-1} b_j 2^{m-1+j}$ for j from 0 to n-2;

forming one or more compensations L_{2RC} , N_{2RC} , and O_{2RC} , in the event that one or more of L, N, and O, respectively, are negative;

forming P of one of the group P_{uns} , P_{tc} , P_A , and P_B , wherein P_{uns} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{2RC} , and O_{2RC} , P_A is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_B is formed by summing L_{2RC} , M, N_{2RC} , and O; and

accumulating P with Z.

40

27. A machine method to form a product P of $X=(a_{m-1},a_{m-2},\ldots,a_0)$ and $Y=(b_{n-1},b_{n-2},\ldots,b_0)$, and accumulate P with a term Z, wherein the result is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising the steps of:

forming terms $a_i b_j$ for all i and j yielding positive values;

forming a combination of positive terms equivalent to any combination of terms a, b, which is negative;

selectively combining said terms and said combination of positive terms to form P; and

accumulating P with Z.

5

- 28. A machine method to form a product $P=(p_{m+n-1}, p_{m+n-2}, \dots, p_0)$ of $X=(a_{m-1}, a_{m-2}, \dots, a_0)$ and $Y=(b_{n-1}, b_{n-2}, \dots, b_0)$, and accumulate P with a term Z, wherein the result is for use in a digital processing system, and wherein each of X and Y may be in two's complement mode or in unsigned mode, comprising the steps of:
- providing complement terms A_i and B_j , respectively, for $0 \le i \le m-1$ and $0 \le j \le m-1$;

providing terms a_{m-1} b_{n-1} , a_i b_j , a_i b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and a_{m-1} a_{m-1}

providing a term which is the complement of said term $a_{m-1} \ b_{n-1};$

5 providing at least one term having the constant value
1; and

10

15

20

selectively combining said terms so formed, including:

forming p_k for $0 \le k \le m+n-2$, to form **P** for **X** and **Y** both in unsigned mode, by summing said terms a_i b_j where i+j=k, and carries from the sum for k-1;

forming p_k for $0 \le k \le m+n-1$, to form **P** for **X** and **Y** both in two's complement mode,

by adding to the sum for each k for $0\le i\le m-2$ and $0\le j\le n-2$ said terms a_i b_j , a_{m-1} , b_{n-1} , A_i b_{n-1} , a_{m-1} B_j , and a_{m-1} b_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms a_{m-1} and b_{n-1} to the sum for k=m+n-2,

by adding said terms A_{m-1} , B_{n-1} , and 1 to the sum for k=m+n-1, and

5

10

15

20

by adding carries from the sum for each k-1 to the sum for each k;

forming p_k for $0 \le k \le m+n-1$, to form P for X in two's complement mode and Y in unsigned mode,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , a_{m-1} , a_i b_{n-1} , a_{m-1} B_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

by adding said terms a_{m-1} and 1 to the sum for k=m+n-2,

by adding said terms A_{m-1} and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k;

forming p_k for $0 \le k \le m+n-1$, to form P for X in unsigned mode and Y in two's complement mode,

by adding to the sum for each k for $0 \le i \le m-2$ and $0 \le j \le n-2$ said terms a_i b_j , b_{n-1} , A_i b_{n-1} , a_{m-1} b_j , and A_{m-1} B_{n-1} , wherein the sum of the subscripts within each term is equal to k,

43

by adding said terms b_{n-1} and 1 to the sum for k=m+n-2,

by adding said terms B_{n-1} and 1 to the sum for k=m+n-1, and

by adding carries from the sum for each k-1 to the sum for each k; and

accumulating P with Z.

29. A machine method to obtain a product P and accumulate it with a term Z, the result for use in a digital processing system, wherein P is one of the group $P_{tc}=X_{tc}$ Y_{tc} , $P_{unc}=X_{unc}$ Y_{unc} , $P_{A}=X_{tc}$ Y_{unc} , and $P_{B}=X_{unc}$ Y_{tc} , wherein X is representable as vector $(a_{m-1}, a_{m-2}, \ldots, a_0)$ and Y as vector $(b_{n-1}, b_{n-2}, \ldots, b_0)$, comprising the steps of:

forming

5

 $\mathbf{M} = \Sigma \Sigma \mathbf{a}_i \mathbf{b}_j \mathbf{2}_{i+j}$ for i from 0 to m-2 and j from 0 to n-2.

 $N = \Sigma a_i b_{n-1} 2^{n-1+i}$ for i from 0 to m-2, and

 $0 = \sum a_{m-1} b_i 2^{m-1+j}$ for j from 0 to n-2;

forming one or more compensations L_{ZRC} , N_{ZRC} , and O_{ZRC} , in the event that one or more of L, N, and O, respectively, are negative; and

forming P of one of the group P_{urs} , P_{tc} , P_A , and P_B , wherein P_{urs} is formed by summing L, M, N, and O, P_{tc} is formed by summing L, M, N_{2RC} , and O_{2RC} , P_A is formed by summing L_{2RC} , M, N, and O_{2RC} , and P_B is formed by summing L_{2RC} , M, N_{2RC} , and O;

selecting one of the group P_{uns} , P_{tc} , P_{A} , and P_{B} , to provide as P_{t} ; and

10 accumulating P with Z.

5

$$X = \sum_{i=0}^{m-1} a_i 2^i$$

FIG. 1a

$$Y = \sum_{j=0}^{n-1} b_j 2^j$$

FIG. 1b

$$Z = \sum_{i=0}^{m+n-1} c_i 2^i$$

FIG. 1c

2/36

$$X_{tc} = -a_{m-1} 2^{m-1} + \sum_{i=0}^{m-2} a_i 2^i$$

$$Y_{tc} = -b_{n-1} 2^{n-1} + \sum_{j=0}^{n-2} b_j 2^j$$

$$Z_{tc} = -c_{m+n-1} 2^{m+n-1} + \sum_{i=0}^{m+n-2} c_i 2^i$$

$$X_{uns} = a_{m-1} 2^{m-1} + \sum_{i=0}^{m-2} a_i 2^i$$

$$Y_{uns} = b_{n-1} 2^{n-1} + \sum_{j=0}^{n-2} b_j 2^{j}$$

$$Z_{uns} = c_{m+n-1} 2^{m+n-1} + \sum_{i=0}^{m+n-2} c_i 2^i$$

3/36

$$P_{tc} = +a_{m-1}b_{n-1}2_{m+n-2} + \sum_{i=0}^{M} \sum_{j=0}^{m-2} a_i b_j 2^{i+j} - \sum_{i=0}^{m-2} a_i b_{n-1} 2^{n-1+i} - \sum_{j=0}^{n-2} a_{m-1}b_j 2^{m-1+j}$$

$$FIG. 3a$$

$$P_{uns} = +a_{m-1}b_{n-1}2^{m+n-2} + \sum_{i=0}^{m-2} \sum_{j=0}^{m-2} a_i b_j 2^{i+j} + \sum_{j=0}^{m-2} a_j b_{n-1} 2^{n-1+j} + \sum_{j=0}^{n-2} a_{m-1}b_j 2^{m-1+j}$$

$$FIG. 3b$$

$$P_A = -a_{m-1}b_{n-1}2^{m+n-2} + \sum_{i=0}^{m-2} \sum_{j=0}^{n-2} a_i b_j 2^{i+j} + \sum_{i=0}^{m-2} a_i b_{n-1} 2^{n-1+i} - \sum_{j=0}^{n-2} a_{m-1}b_j 2^{m-1+j}$$

$$FIG. 3c$$

$$\begin{cases} L = a_{m-1}b_{n-1}2^{m+n-2} \\ 0.2^{m+n} + 0.2^{m+n-1} + a_{m-1}b_{n-1}2^{m+n-2} \\ + 0.2^{m+n-3} + \dots + 0.2^{0} \end{cases} FIG. 4b$$

$$\begin{cases} 1.2^{m+n} + 1.2^{m+n-1} + \overline{a_{m-1}b_{n-1}}2^{m+n-2} \\ + 1.2^{m+n-3} + \dots + 1.2^{0} \end{cases} FIG. 4c$$

$$\begin{cases} 1.2^{m+n} + 1.2^{m+n-1} + \overline{a_{m-1}b_{n-1}}2^{m+n-2} \\ + 1.2^{m+n-3} + \dots + 0.2^{0} \end{cases} FIG. 4c$$

$$\begin{cases} 1.2^{m+n} + 1.2^{m+n-1} + \overline{a_{m-1}b_{n-1}}2^{m+n-2} \\ + 1.2^{m+n-3} + \dots + 0.2^{0} \end{cases} FIG. 4c$$

$$\begin{cases} 0 & 0 & \overline{a_{m-1}b_{n-1}} \\ 1 & 1 & 0 & \overline{a_{m-1}b_{n-1}} \end{cases} FIG. 4c$$

FIG. 5a

FIG. 5b

$$N = \sum_{i=0}^{m-2} a_i b_{n-1} 2^{n-1+i}$$

$$0.2^{m+n} + 0.2^{m+n-1} + 0.2^{m+n-2} + \sum_{j=0}^{m-2} a_j b_{n-1} 2^{n-1+j}$$

 $0.2^{m+n} + 0.2^{m+n-1} + 0.2^{m+n-2} + \sum_{j=0}^{m-2} a_j 2^{n-1+j}$

$$1.2^{m+n} + 1.2^{m+n-1} + 1.2^{m+n-2} + 1 + \sum_{j=0}^{m-2} \overline{a_j} 2^{n-1+j}$$

5/36

FIG. 5c

1.2 m+n + 1.2 m+n-1 +
$$b_{n-1}$$
 2 m+n-1 + b_{n-1} 2 m+n-2 + b_{n-1} + $\sum_{i=0}^{m-2} a_i b_{n-1}$ 2 n-1+i FIG. 5e

$$\begin{bmatrix} 0 & b_{n-1} & b_{n-1} & \overline{a_{m-2}}b_{n-1} & \overline{a_{m-3}}b_{n-1} & \cdots & \overline{a_1}b_{n-1} & \overline{a_0}b_{n-1} \\ 1 & 1 & 0 & 0 & 0 & 0 & b_{n-1} \end{bmatrix}$$
 FIG. 5f

$$O = \sum_{j=0}^{n-2} a_{m-1} b_j 2^{m-1+j}$$

$$FIG. 6a$$

$$O = \sum_{j=0}^{n-2} a_{m-1} b_j 2^{m-1+j}$$

7/36


FIG. 7a

$$Z_{tc} = -c_{m+n-1} 2^{m+n-1} + \sum_{i=0}^{m+n-2} c_i 2^i$$

$$c_{m+n-1}2^{m+n-1} = 0.2^{m+n} + c_{m+n-1}2^{m+n-1} + 0.2^{m+n-2} + \dots + 0.2^{0}$$
 FIG. 7b
$$-c_{m+n-1}2^{m+n-1} = 1.2^{m+n} + \overline{c_{m+n-1}}2^{m+n-1} + 1.2^{m+n-2} + \dots + 1.2^{0} + 1$$
 FIG. 7c

$$-c_{m+n-1}2^{m+n-1} = 1.2^{m+n} + \frac{c_{m+n-1}}{c_{m+n-1}}2^{m+n-1} + 1.2^{m+n-1} + 0.2^{m+n-2} + \dots + 0.2^{0} \quad FIG. 7d$$

FIG. 7e




SUBSTITUTE SHEET

									a ₇	a ₆ b ₆	a ₅ b ₅	a ₃ b ₃	a ₂ b ₂	a,	မို ဝ
								a ₇ b ₀	a ₆ b ₀	a ₅ b ₀	a ₄ b ₀ a	a_3b_0	a ₂ b ₀	a ₁ b ₀	$a_0 p_0$
							a ₇ p ₁	a ₆ D ₁	a ₅ p ₁	a ₄ b ₁	a ₃ 0 ₁	a ₂ D ₁	$a_1 p_1$	$a_0 D_1$	
						a_7b_2	a_6b_2	$a_5 p_2$	a_4b_2	a_3p_2	a_2b_2	a_1b_2	a_0b_2		
						a_6b_3	a_5b_3	a_4b_3	a_3b_3	a_2b_3	a_1b_3	$a_0 p_3$			
				a_7b_4		a_5b_4	a_4b_4	a_3b_4	a_2b_4	a_1b_4	a_0b_4				
			a_7b_5	a ₆ b ₅		a_4b_5	a_3b_5	a_2b_5	a_1b_5	$a_0 p_5$					9/
	a_7b_7	a ₂ b ₆	a_6b_6		a_4b_6	a_3b_6	a_2b_6	a_1b_6	$a_0 p_6$						36
		a ₆ p ₇	$a_5 p_7$			a_2b_7	a ₁ b ₇	$a_0^{p_2}$							
15	C ₁₄	C ₁₃ C ₁₂	C ₁₂	c ₁₁	c ₁₀	တ်	ထီ	5	ပ္ပ	ည	24	င္မ	22	ပ	တ

I I

				FIG.	8c	10/	36	
8	c ₇	c ₆ a ₆ b ₀	c ₅ a ₅ b ₀	c ₄ a ₄ b ₀	c ₃ a ₃ b ₀	c ₂ a ₂ b ₀	c ₁ a ₁ b ₀	c ₀ a ₀ b ₀
a	2 ₆ b ₁	a ₅ b ₁	a ₄ b ₁	a ₃ b ₁	a ₂ b ₁	a ₁ b ₁	a ₀ b ₁	
1	c ₈ a ₇ b ₁ a ₆ b ₂	a ₅ b ₂	a ₄ b ₂	a ₃ b ₂	a ₂ b ₂	a ₁ b ₂	a ₀ b ₂	
	c ₉ a ₇ b ₂ a ₆ b ₃	a ₅ b ₃	a ₄ b ₃	a ₃ b ₃	a ₂ b ₃	a ₁ b ₃	a ₀ b ₃	
	c ₁₀ a ₇ b ₃ a ₆ b ₄	a ₅ b ₄	a ₄ b ₄	a ₃ b ₄	a ₂ b ₄	a ₁ b ₄	a ₀ b ₄	
	c ₁₁ a ₇ b ₄ a ₆ b ₅		a ₄ b ₅	a ₃ b ₅	a ₂ b ₅	a ₁ b ₅	a ₀ b ₅	
	c ₁₂ a ₇ b ₅ a ₆ b ₆	a ₅ b ₆	a ₄ b ₆	a ₃ b ₆	a ₂ b ₆	a ₁ b ₆	a ₀ b ₆	
D ₇	c ₁₃ a ₇ b ₆ a ₆ b ₇	a ₅ b ₇	a ₄ b ₇	a ₃ b ₇	a ₂ b ₇	a ₁ b ₇	a ₀ b ₇	,
4								




SUBSTITUTE SHEET

la	မိ ဝ	a_0b_0		12/36	8
b C=0	اً ب م	a ₁ b ₀ a ₀ b ₁			2
A=a B=b C=c	a ₂ b ₂	a ₂ b ₀ a ₁ b ₁)	· ·	%
#	a ₃	a ₃ b ₀ a ₂ b ₁ a ₁ b ₂	a_0b_3		င္မ
	a ₅ b ₅	a ₄ b ₀ a ₃ b ₁ a ₃ b ₂	a ₁ b ₃ a ₀ b ₄	·	24
	a ₆	a ₅ b ₀ a ₄ b ₁ a ₃ b ₂	a_2b_3 a_1b_4	o •	C _S
	a ₇ b ₇	a ₆ b ₀ a ₅ b ₁	a ₃ b ₃ a ₂ b ₄ a ₁ b ₅	a_0b_6	ဗ္
		a ₇ B ₀ a ₆ b ₁ a ₅ b ₂	a ₄ b ₃ a ₃ b ₄ a ₃ b ₅	a ₁ b ₆ A ₀ b ₇ b ₇	67
		a ₇ B ₁	a ₅ b ₃ a ₄ b ₄ a ₃ b ₅	a ₂ b ₆ A ₁ b ₇	တ္မ
		a ₇ B ₂	a ₆ b ₃ a ₅ b ₄	a ₃ b ₆ A ₂ b ₇	တီ
			a ₇ B ₃ a ₆ b ₄ a ₅ b ₅	a ₄ b ₆ A ₃ b ₇	C ₁₀
			a_7B_4	a ₅ b ₆ A ₄ b ₇	641
			a ₇ B _c	a ₆ b ₆ A ₅ b ₇	c ₁₂
۾				a ₇ B ₆ A ₆ b ₇	c ₁₃
FIG. 9b		•		a ₇ b ₇ b ₇ a ₇	C ₁₅ C ₁₄
11				1 B 7 A 7	2,15

SUBSTITUTE SHEET

C₁₄

FIG. 9c $A=\bar{a}$ $B=\bar{b}$ $C=\bar{c}$ 13/36 c₃ c_2 C₁ c_0 c₆ c₅ C₄ a₆b₀ a₅b₀ a_2b_0 a_1b_0 a_0b_0 a_4b_0 a_3b_0 a_5b_1 a_4b_1 a_3b_1 a_2b_1 a_1b_1 a_0b_1 c₈ $a_5b_2 \mid a_4b_2 \quad a_3b_2 \quad a_2b_2 \quad a_1b_2 \quad a_0b_2$ a_6b_2 a₇ C₉ . a_5b_3 a_4b_3 a_3b_3 a_2b_3 a_1b_3 a_0b_3 a_7B_2 a_5b_4 a_4b_4 a_3b_4 a_2b_4 a_5b_5 a_4b_5 a_3b_5 a_2b_5 a_1b_5 a_0b_5 c₁₂ a_5b_6 a_4b_6 a_3b_6 a_2b_6 a_1b_6 a_0b_6 a_6b_6 a_7b_7 C₁₃ $a_7B_6 \mid A_5b_7 \quad A_4b_7 \quad A_3b_7 \quad A_2b_7$ a₇ A_6b_7




SUBSTITUTE SHEET

_	2	
($\overline{\mathcal{D}}$	
(<u>5</u>	
_	口	

10	a ₀	15/36	င
b C=.	ъ д	a ₁ b ₀	ပ်
A=a B=b C=c		a ₁ b ₁ a ₁ b ₁	ى ك
#		a ₃ b ₀ a ₂ b ₁ a ₁ b ₂ a ₀ b ₃	တ္
		a ₄ b ₀ a ₃ b ₁ a ₂ b ₂ a ₁ b ₃ a ₀ b ₄	ა _გ
		a ₅ b ₀ a ₄ b ₁ a ₃ b ₂ a ₂ b ₃ a ₁ b ₄	င်
	a ₇	a ₆ b ₀ a ₅ b ₁ a ₄ b ₂ a ₃ b ₃ a ₂ b ₄ a ₁ b ₅	ပ္ခ
		a ₇ B ₀ a ₆ b ₁ a ₅ b ₂ a ₄ b ₃ a ₃ b ₄ a ₂ b ₅ a ₁ b ₆ a ₀ b ₇	5
		a ₇ B ₁ a ₆ b ₂ a ₅ b ₃ a ₄ b ₄ a ₃ b ₅ a ₂ b ₆ a ₁ b ₇	တ္ထ
		a ₇ B ₂ a ₆ b ₃ a ₅ b ₄ a ₄ b ₅ a ₃ b ₆	တ်
		a ₇ B ₃ a ₆ b ₄ a ₅ b ₅ a ₄ b ₆	C ₁₀
			c ₁₁
		a ₇ B ₄ a ₇ B ₅ a ₆ b ₅ a ₆ b ₆ a ₅ b ₆ a ₅ b ₇ a ₄ b ₇	C ₁₂
_ 		a ₇ B ₆	C ₁₃
		a ₇ B ₄ 1 a ₇ B ₅ a ₆ b ₅ A ₇ B ₇ a ₇ B ₆ a ₆ b ₆ a ₆ b ₇ a ₅ b ₇ a ₄ b ₇ a ₇	C ₁₅ C ₁₄ C ₁₃ C ₁₂
		1 1 A ₇ B A ₇ a ₇	C ₁₅

c₁₄

SUBSTITUTE SHEET



SUBSTITUTE SHEET

C = C

B=b

 $A = \overline{a}$

_	2	7	
7	_	=	
(7	<u>.</u>	
Ĺ	١	_	

a b	д О 18/36	တ
p 4	a ₁ b ₀	္
	a ₂ b ₀ a ₁ b ₁ a ₀ b ₂	c ₂
a ₃	a ₃ b ₀ a ₂ b ₁ a ₁ b ₂ a ₀ b ₃	တိ
a ₅	a ₄ b ₀ a ₃ b ₁ a ₂ b ₂ a ₁ b ₃ a ₀ b ₄	°4
a _e b	a ₅ b ₀ a ₄ b ₁ a ₃ b ₂ a ₂ b ₃ a ₁ b ₄ a ₀ b ₅	ည်
	a ₆ b ₀ a ₅ b ₁ a ₄ b ₂ a ₃ b ₃ a ₁ b ₅ a ₁ b ₅	ၯၟ
	a ₇ b ₀ a ₆ b ₁ a ₅ b ₂ a ₄ b ₃ a ₃ b ₄ a ₂ b ₅ a ₁ b ₆ A ₀ b ₇	2
	a ₇ b ₁ a ₆ b ₂ a ₅ b ₃ a ₄ b ₄ a ₃ b ₅ a ₂ b ₆ A ₁ b ₇	ထီ
	a ₇ b ₂ a ₆ b ₃ a ₅ b ₄ a ₄ b ₅ a ₃ b ₆ A ₂ b ₇	တိ
	a ₇ b ₃ a ₆ b ₄ · a ₅ b ₅ a ₄ b ₆ A ₃ b ₇	C ₁₀
	a ₇ b ₄ a ₆ b ₅ a ₅ b ₆ A ₄ b ₇	c ₁₁
	a ₇ b ₅ a ₆ b ₆ A ₅ b ₇	c ₁₂
	a ₇ b ₄ 1 a ₇ b ₅ a ₆ b ₅ A ₇ B ₇ a ₇ b ₆ a ₆ b ₆ b ₇ A ₆ b ₇ A ₅ b ₇ A ₄ b ₇	C15 C14 C13 C12 C11
	1 A ₇ B ₇ b ₇	C ₁₄
	1 B,	C ₁₅


FIG. 11c


19/36


 $A = \overline{a} B = \overline{b} C = \overline{c}$


		c ₇	c ₆	c ₅	c ₄	c ₃	c ₂	c ₁	c ₀
		a ₇ b ₀	a ₆ b ₀	$a_5^{}b_0^{}$	a_4b_0	a_3b_0	$a_2^{}b_0^{}$		a ₀ b ₀
		a ₆ b ₁	a ₅ b ₁	a ₄ b ₁	a ₃ b ₁	a_2b_1	a_1b_1	a ₀ b ₁	
		c ₈							
		a ₇ b ₁	a ₅ b ₂	a_4b_2	a_3b_2	a_2b_2	a_1b_2	a_0b_2	
		a ₆ b ₂							
		c ₉							•
		a ₇ b ₂	a ₅ b ₃	a_4b_3	a_3b_3	$a_2^{}b_3^{}$	a_1b_3	a_0b_3	
		a ₆ b ₃							
		c ₁₀							
			a ₅ b ₄	a_4b_4	a ₃ b ₄	a ₂ b ₄	a ₁ b ₄	a ₀ b ₄	
		a ₆ b ₄							
		c ₁₁							
			$a_5^{}b_5^{}$	a_4b_5	a ₃ b ₅	a ₂ b ₅	a ₁ b ₅	a ₀ b ₅	
		a ₆ b ₅							
		c ₁₂							
			a ₅ b ₆	a ₄ b ₆	a ₃ b ₆	a ₂ b ₆	a ₁ b ₆	a ₀ b ₆	
		a ₆ b ₆							
		c ₁₃					t		
C ₁₅	A ₇ B ₇	a ₇ b ₆	A ₅ b ₇	A ₄ b ₇	A ₃ b ₇	A_2b_7	A ₁ b ₇	A ₀ b ₇	
B ₇	b ₇	c ₁₃ a ₇ b ₆ A ₆ b ₇				-		b ₇	
1	c ₁₄	J					Ĺ		
	1								

20/36










23/36 FIG. 14a Α A* SUM SOUT bj. SIN-В SUM* - SOUT* FA1A SIN* -B* COUT COUT CIN-CIN COUT* - COUT* FA1S CIN* -CIN*

FIG. 146



. 24/36

FIG. 15a








FIG. 15b







SUBSTITUTE SHEET



SUBSTITUTE SHEET

PCT/US91/00823 WO 91/19249

28/36





FIG. 19b



SUBSTITUTE SHEET





FIG. 19b



SUBSTITUTE SHEET




FIG. 20b

FIG. 21a





FIG. 21b



SUBSTITUTE SHEET

FIG. 22a

34/36







FIG. 22b



35/36

FIG. 23





SUBSTITUTE SHEET

INTERNATIONAL SEARCH REPORT

I CLAS	CITICATION	International Application No	PCT/US91/00823						
Accorde	SIFICATION OF SUBJECT MATTER (if several cl.	assification symbols apply, indicate all) 4							
IPC('s to mindred ratent Classification (IPC) or to both	National Classification and IPC							
	L.: 364/757,758								
	S SEARCHED								
Classificat	tion System	mentation Searched +							
	773.6.11	Classification Symbols							
US	364/757,758,759	•							
		er than Minimum Documentation							
	to the Extent that such Docume	nts are included in the Fields Searched a							
			• • • • • • • • • • • • • • • • • • • •						
•									
III. DOCI	IMENTS CONSIDERED TO BE RELEVANT !								
Category *									
	Citation of Document, 1" with indication, where a	ppropriate, of the relevant passages 17	Relevant to Claim No. 11						
	•.								
A	US, A, 4,706,210 (SNELLING	et al.) 10 November 1987	7 1-29						
	See entire document.		,						
i									
A	US, A, 4,831,577 (WEI et al	.) 16 May 1989	1-29						
Ì	See entire document.								
ł									
A	A US, A, 4,839,848 (PETERSON et al.) 13 June 1989 1-29								
	See entire document.	or ar., 13 oute 1909	1-29						
	and distance documents.								
A	US, A, 3,866,030 (BAUGH et	al) 11 Fobracion 1075	1.00						
!	See entire document.	ar.) II rebruary 1975	1-29						
1	ose andre document.	•							
	•	-							
1		-							
j		·							
1		!							
!		!							
		;							
į		i							
		•							
• Special	categories of cited documents: 13	"T" later document published after the							
"A" docur	ment defining the general state of the art which is not	or priority date and not in conflict	with the application but I						
Colle	deleg to be of balticular leterance	cited to understand the principle invention	or theory underlying the						
filing	r document but published on or after the international date	"X" document of particular relevance	the claimed invention						
"L" docum	ment which may throw doubte on priority claim(s) or	cannot be considered novel or convolve an inventive step	annot be considered to						
citatio	n or other special reason (as epecified)	"Y" document of particular relevance	; the claimed invention						
"O" docun	nent referring to an oral disclosure, use, exhibition or means	document is combined with one of	r more other such docu-						
"P" docum	nent published prior to the international filling date but	ments, such combination being ob in the art.	vious to a person skilled						
later t	han the priority date claimed	"&" document member of the same pa	tent family						
V. CERTIF	CATION	· · · · · · · · · · · · · · · · · · ·							
ate of the A	actual Completion of the International Search 3	Date of Mailing of this International Sear	ch Report \$						
		0.0 1000							
10 APRI	T. 1991	ZZ MAY 1991	,						
	Searching Authority 1	Signature of Authorized Officer 10	/						
-	·	1) es suca	tale 1						
ISA/US	;	D.H. MALZAHI							
DOT 110 A 4		D.M. PHILARD							

Form PCT/ISA/210 (second sheet) (May 1986)